Leading experts in embedded software development

News Release from: Synopsys
Subject: DesignWare PHY IP
Edited by the Electronicstalk Editorial Team on 16 February 2007

PCI Express IP passes latest specs

PHY and digital controller IP is the first complete Gen II IP solution from a single vendor to pass the latest compliance testing at the PCI-Special Interest Group workshop.

Note: Readers of the free Electronicstalk email newsletter will have read this news when it was announced. Find out how to register for your free copy now.

Synopsys says its DesignWare PHY and digital controller intellectual property (IP) for PCI Express 2.0 (Gen II) is the first complete Gen II IP solution from a single vendor to pass the latest compliance testing at the PCI-Special Interest Group (PCI-SIG) workshop. Compliance helps ensure interoperability while minimising risk and reducing time to market for designers using complex, high-performance PCI Express interfaces. Designers depend on the market-leading DesignWare PHY, digital cores and verification IP to provide a complete, silicon-proven solution for incorporating PCI Express connectivity into SoC designs.

The DesignWare digital controller IP for PCI Express 2.0 is fully compliant with the recently released PCI Express 2.0 specification and has successfully passed the latest PCI Express compliance testing at the PCI-SIG interoperability workshop held in the United States in December 2006.

The DesignWare digital controllers for PCI Express 2.0 support the 2.5 and new 5.0Gbit/s datarates of the PCI Express 2.0 specification and provide a complete portfolio of IP for the design of Endpoint, Root Complex, Switch and Bridge applications.

Designers of SoCs using amba 3 AXI and Amba AHB on-chip interconnect can easily add PCI Express 2.0 functionality to their designs by using the DesignWare Bridge for PCI Express to Amba 3 AXI or DesignWare Bridge for PCI Express to AMBA AHB IP.

'Designers expect Synopsys, as the leader in PCI Express IP, to aggressively implement the industry's PCI Express roadmap and to test our IP at compliance workshops as early as possible', said John Koeter, Senior Director of Marketing, Synopsys Solutions Group.

'We have been providing PCI Express 2.0 support to our customers since the 0.3 version of the Gen II specification'.

'This has not only allowed our customers' design teams to begin early Gen II development, but has also enabled the DesignWare PHY for PCI Express and digital controller (IP) for PCI Express 2.0 to pass the latest compliance tests on the first attempt'.

At the December 2006 PCI-SIG v1.1 compliance workshop, Synopsys also tested DesignWare PHY IP, implemented in multiple foundry process nodes from TSMC and SMIC.

The DesignWare PHY IP is fully compliant with the PCI Express specification and the PIPE interface standard.

It offers superior performance, area, power and testability.

DesignWare PHYs substantially exceed the PCI Express electrical specifications in such key performance areas as jitter margin and receive sensitivity while containing advanced on-die diagnostics, including an on-die oscilloscope.

The DesignWare Verification IP (VIP) Suite for PCI Express supports the directed and random methodologies defined in the Verification Methodology Manual (VMM) for SystemVerilog.

The DesignWare VIP Suite for PCI Express is available as a stand-alone product, as well as being included in the DesignWare Library and VCS Verification Library.

The DesignWare VIP is also included with the DesignWare digital controller for PCI Express 2.0, enabling designers to test the integration of the DesignWare digital controller IP in their SoC designs.

PCI-SIG released the PCI Express Base 2.0 specification in January, 2007.

Synopsys' DesignWare digital controller IP for PCI Express for 2.0 conforms to this specification and is included in the PCI-SIG Integrators List, having demonstrated compliance to the version 1.1 specification, the most advanced compliance workshop offered by the PCI-SIG.

The DesignWare digital controller (endpoint, root complex, dual mode, switch and bridge) for PCI Express 2.0 is available now.

The DesignWare PHY IP for PCI Express is available today in lane widths from x1 to x16 and in multiple process nodes from leading foundries including: TSMC, SMIC, IBM, and Chartered.

The DesignWare VIP Suite for PCI Express is available now.

? Synopsys: contact details and other news
? Email this news to a colleague
? Register for the free Electronicstalk email newsletter
? Electronicstalk Home Page

Register for the FREE Electronicstalk email newsletter now! News about Intellectual Property Cores and more every issue. Click here for details.