PHY IP completes PCI Express solution
New DesignWare PCI Express physical layer intellectual property rounds out a complete PCI Express Endpoint IP solution
New DesignWare PCI Express physical layer intellectual property (IP) rounds out a complete PCI Express Endpoint IP solution. Based on Synopsys' silicon-proven 6.25Gbit/s backplane and high-speed serdes technology, the DesignWare PCI Express PHY is optimised to be half the size, with twice the sensitivity and twice the jitter margin as competing solutions.
These characteristics enable higher yield, better interoperability, lower field returns and ease-of-use in end applications.
By combining the new PHY with its industry-leading PCI Express digital controller core and verification IP, Synopsys is offering designers a low-risk, integrated digital and mixed-signal IP solution for PCI Express applications.
As high-volume products are beginning to require PCI Express functionality, designers are looking to embed both the digital core and mixed-signal PHY in their SoCs to reduce cost.
Examples of PCI Express applications include high-speed graphics, video-enabled peripherals, along with other hardware connecting to PCs using Intel's recently released Grantsdale chipset.
"With the introduction of our PCI Express PHY, designers can lower risk and shorten their design time by acquiring the complete PCI Express mixed-signal, digital and verification IP solution from a single supplier", said Guri Stark, Vice President of Marketing, Synopsys' Solutions Group.
"A very small die size, along with performance margin will enable both first-time and experienced high-speed serdes designers to more cost effectively achieve high-volume production".
The DesignWare PCI Express PHY is available now for early adopters.
Contact Synopsys for pricing information.
Also available now are the DesignWare PCI Express Verification IP and Endpoint Controller core.
Synopsys Professional Services offers high speed signalling expertise to help system and chip designers with their packaging and board designs.
? Synopsys: contact details and other news
? Email this article to a colleague
? Register for the free Electronicstalk email newsletter
? Electronicstalk Home Page
Related Business News
Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.
Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.
Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be
Altera delivers first FPGA-Based IP support for Ethernet protocols
Bangalore, India: Altera Corp. has announced FPGA-based support for Ethernet communications protocols used in industrial automation applications, including ProfiNet, Ethernet/IP, Modbus-IDA, EtherCAT, SERCOS III Interface, and Ethernet Powerlink.
Ieee Picks Up Vsia's Standards Work
The IEEE has formed two study groups to explore the creation of IEEE standards based on work done at the VSI Alliance.