Leading experts in embedded software development
Click on the advert above to visit the company web site

Product category: Intellectual Property Cores
News Release from: MIPS Technologies | Subject: Synopsys DesignWare
Edited by the Electronicstalk Editorial Team on 8 October 2001

MIPS cores join Synopsis IP library

Register for the FREE Electronicstalk email newsletter now! News about Intellectual Property Cores and more every issue. Click here for details.

More than 25,000 design engineers who use the Synopsys DesignWare IP library to jump-start their designs will soon have access to the MIPS Technologies highly configurable MIPS32 4KE family of synthes

More than 25,000 design engineers who use the Synopsys DesignWare IP library to jump-start their designs will soon have access to the MIPS Technologies highly configurable MIPS32 4KE family of synthesisable processor cores. The MIPS core family will be incorporated in the industry's leading IP library from Synopsys.

The DesignWare library is being expanded to provide designers with a complete, easy-to-use MIPS-based SoC design environment on their desktops.

In addition to the 4KE family of low-power synthesisable cores, the library contains an array of popular, preverified peripheral IP blocks that are easily connected to the MIPS Technology cores using the DesignWare AMBA-based microprocessor sub-system.

The complete package can then be used as the basis for SoC design with a high degree of confidence of obtaining working first-pass silicon.

"The top three design challenges hardware engineers face with microprocessors is finding IP that is easy to access, easy to evaluate and easy to implement", said Kevin Meyer, vice president of marketing at MIPS Technologies.

"By collaborating with Synopsys to help solve these critical systems issues, we bring the power of the industry-standard MIPS architecture to designers' desktops.

This is another key step forward in achieving 'right first-time' design".

The 4KE family of processor cores not only delivers 1.4 dhrystone MIPS/MHz of performance, but also provides many configurable options that allow the designer to optimise the core for their application resulting in increased performance while reducing die size and power consumption and, ultimately, total system cost.

The MIPS32 4KE family of cores consists of the 4KEc, 4KEm and 4KEp configurations.

The 4KEc has been designed for use in cost-sensitive digital consumer applications and contains a memory management unit for supporting multi-processing operating systems.

The 4KEm is equipped with a single-cycle multiply-accumulate unit for efficient execution in broadband access systems.

The 4KEp is used in a variety of low-power performance communications applications such as highly integrated networking cards and mobile devices.

Features such as 128Kbyte of cache and a coprocessor interface allow users to easily configure a 4KE core to maximise performance in their SoC applications.

MIPS16e code compression can reduce memory requirements by up to 40%, further reducing system costs, and extensive clock gating significantly reduces power consumption.

The cores' real-time trace capability supports software development and debugging with the industry's most popular tool chains.

The 4KE cores include an integrated test suite and will be delivered in both Verilog and VHDL to licensees through DesignWare.

Design views for the MIPS core family, used to perform design, simulation and verification, will be available to DesignWare licensees as part of the DesignWare Star IP program.

Full implementation views, including RTL, will be available for licensing from MIPS Technologies and delivered by Synopsys.

Design and implementation support will be provided by Synopsys.

? MIPS Technologies: contact details and other news
? Email this article to a colleague
? Register for the free Electronicstalk email newsletter
? Electronicstalk Home Page

Related Business News

Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.

Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.

Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be

Altera delivers first FPGA-Based IP support for Ethernet protocols
Bangalore, India: Altera Corp. has announced FPGA-based support for Ethernet communications protocols used in industrial automation applications, including ProfiNet, Ethernet/IP, Modbus-IDA, EtherCAT, SERCOS III Interface, and Ethernet Powerlink.

Ieee Picks Up Vsia's Standards Work
The IEEE has formed two study groups to explore the creation of IEEE standards based on work done at the VSI Alliance.

Search the Pro-Talk network of sites

Leading experts in embedded software development