IP verifies PCI Express designs
GDA Technologies has enhanced its PCI Express IP family by offering PCI-Xactor from Avery Design Systems
PCI-Xactor is a comprehensive PCI Express verification IP solution for endpoint, root complex, switch and bridge designs that will be included in GDA's PCI Express IP core offerings. GPEX, the first PCI Express IP from GDA includes the PCI-Xactor verification solution. The PCI-Xactor is also available as stand alone product through GDA.
"GDA's complete PCI Express IP solutions empower designers to implement exciting and innovative PCI Express-compliant products while significantly reducing design risks and verification time", said Prakash Bare, Vice President of IP Business at GDA Technologies "Avery's verification IP forms an important component of our PCI Express offerings.
We are pleased to be working with Avery team to provide our PCI Express customers unparallel quality and robustness in verification front".
"GDA is a proven IP supplier and Avery is pleased to partner with GDA to streamline PCI Express IP implementation for our customers", said Chris Browy, Vice President of Marketing at Avery Design Systems.
"Together the companies will develop an integrated solution addressing PCI Express Endpoint, Root Complex, and Switch/Bridge implementations.
Support for wide range of system topologies and PCI protocols enable customers to speed up compliance verification of GDA-based PCI Express designs".
The GDA PCI Express endpoint IP core, called GPEX adheres to the PCI Express 1.0a specifications and is available for both ASIC and FPGA implementations.
It supports endpoint, bridge, switch and root complex solutions.
It includes MAC, data link and transaction layers.
GPEX supports PIPE based PHY architecture and provides a flexible packet oriented user logic interface with an optional DMA controller.
GPEX configurable options include number of lanes (up to 16), number of virtual channels (up to eight), maximum payload size (up to 4Kbyte), and transmit retry/receive buffer size.
GPEX provides flow control support for both directions and completely handles PCI Express ordering rules.
The PCI-Xactor verification IP solution provides Verilog-based BFMs, transaction generation and protocol analyser functions, checklist coverage, and a functional compliance test suite including test coverage.
The functional compliance test suite is based on Intel and PCI SIG test specifications.
The bus exerciser provides a PCI transaction API for the generation of directed and random bus traffic.
The PCI-Xactor endpoint solution supports multiple root complexes and endpoints BFMs.
The PCI- Xactor switch/bridge solution supports a switch BFM and a multilink protocol analyser to verification transaction ordering and completion rules.
BFMs can be programmed to generate transactions or completions with normal or exceptional behaviours using over 20 different TL/DLL/PHY parameters.
GDA and Avery Design Systems are members of the Intel Developer Network for PCI Express Architecture and PCISIG.
? GDA Technologies: contact details and other news
? Email this article to a colleague
? Register for the free Electronicstalk email newsletter
? Electronicstalk Home Page
Related Business News
Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.
Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.
Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be
Altera delivers first FPGA-Based IP support for Ethernet protocols
Bangalore, India: Altera Corp. has announced FPGA-based support for Ethernet communications protocols used in industrial automation applications, including ProfiNet, Ethernet/IP, Modbus-IDA, EtherCAT, SERCOS III Interface, and Ethernet Powerlink.
Ieee Picks Up Vsia's Standards Work
The IEEE has formed two study groups to explore the creation of IEEE standards based on work done at the VSI Alliance.