PCI Express IP core
works on ASICs or FPGAs
The GPEX is a new PCI Express IP core that provides the computing, networking and communications industries a significant enabler for development of silicon based products supporting PCI Express
The GPEX is a new PCI Express IP core that provides the computing, networking and communications industries a significant enabler for development of silicon based products supporting PCI Express architecture. The GPEX is a rich featured and highly flexible core supporting endpoint, root complex, switch, and bridge applications.
GPEX's architecture is carefully tailored to optimise link usage, latency, reliability, power consumption, and silicon footprint for both ASIC and FPGA implementations.
"We are committed to providing our customers cost-effective, compliant and interoperable PCI Express IP products", said Prakash Bare, Vice President of IP Business at GDA Technologies.
"Our extensive experience in developing high performance IP cores for compute and networking interfaces has played a significant role in creating GPEX which delivers unprecedented performance, configurability, and scalability features to a wide variety of applications".
"Wide availability of PCI Express IP from companies like GDA promotes faster time to market for companies developing PCI Express components", said David Formisano, Ecosystem Initiatives Manager in the Communications Infrastructure Group at Intel.
"This enables companies to migrate products to PCI Express more rapidly than was possible with previous technology transitions".
The GPEX adheres to the PCI Express 1.0a specifications and is available for both ASIC and FPGA implementations.
It supports endpoint, bridge, switch and root complex solutions.
It includes MAC, data link and transaction layers.
The GPEX supports a PIPE based PHY architecture and provides a flexible packet oriented user logic interface with an optional DMA controller.
GPEX Configurable options include number of lanes (up to 16), number of virtual channels (up to eight), maximum payload size (up to 4Kbyte), and transmit retry/receive buffer size.
The GPEX provides flow control support for both directions and completely handles PCI Express ordering rules.
? GDA Technologies: contact details and other news
? Email this article to a colleague
? Register for the free Electronicstalk email newsletter
? Electronicstalk Home Page
Related Business News
Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.
Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.
Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be
Altera delivers first FPGA-Based IP support for Ethernet protocols
Bangalore, India: Altera Corp. has announced FPGA-based support for Ethernet communications protocols used in industrial automation applications, including ProfiNet, Ethernet/IP, Modbus-IDA, EtherCAT, SERCOS III Interface, and Ethernet Powerlink.
Ieee Picks Up Vsia's Standards Work
The IEEE has formed two study groups to explore the creation of IEEE standards based on work done at the VSI Alliance.