Product category: Intellectual Property Cores
News Release from: Erst Electronic | Subject: AES cores
Edited by the Electronicstalk Editorial Team on 19 April 2006
AES cores come
with easy licensing scheme
New IP cores available under the SignOnce IP licence implement the Advanced Encryption Standard as described in the NIST Federal Information Processing Standard Publication 197 document
Erst Electronic has joined the Common Licence Consortium and now offers both netlist and full VHDL versions of all its soft IP cores under the terms of the SignOnce IP licence. The first set of cores implement the Advanced Encryption Standard (AES, Rijndael) as described in the NIST (National Institute of Standards and Technology) Federal Information Processing Standard (FIPS) Publication 197 document.
This article was originally published on Electronicstalk on 19 April 2006 at 8.00am (UK)
Related stories
Design services extend to manufacturing
Erst Electronic has extended the range of its development services to include manufacturing of complete assembled boards and printed circuit boards (PCBs)
Cut price for FPGA development kits
Erst Electronic has reduced the prices of its Virtex-II development kits by up to 20%
The cores cover both encryption/decryption functions and key expansion, supporting any or all of the proposed key sises (128, 192 and 256bit).
All building blocks are implemented individually giving the user the greatest possible flexibility.
The cores feature a simple external interface and can be integrated into any AES design with minimum effort.
The VHDL code is optimised for use in Xilinx FPGA technologies, achieving a data throughput of up to 2Gbit/s in Virtex-4 FPGAs.
The needed slice area for a Spartan-3 FPGA ranges from 280 slices for an encryption core over 469 slices for a decryption core to 593 slices for a combined encryption/decryption core.
The separate key expander requires another 244 slices.
Alternatively, the round key schedules may be generated off-line and stored in internal RAM for subsequent use.
The deliverables consist of either fully synthesisable RTL VHDL code or NGC netlists for Xilinx FPGAs, together with a VHDL simulation model (test bench with FIPS test vectors and random tests) and user documentation.
? Erst Electronic: contact details and other news
? Email this article to a colleague
? Register for the free Electronicstalk email newsletter
?
? Electronicstalk Home Page
Related Business News
MathStar, Inc. Announces High Definition MPEG-2...
...Encoder IP Core for the Arrix(TM) FPOA. MathStar, Inc. , a fabless semiconductor company specializing in high-performance programmable logic, announced today the availability of the company's high definition MPEG-2 Encoder IP Core for the Arrix field programmable object array .
Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.
Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.
Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be
System management tool starts at $1.20
Actel has introduced a new reference design for embedded applications that enables intelligent system and power management implementations starting at $1.20.
Search the Pro-Talk network of sites
