Click on the advert above to visit the company web site

Product category: Programmable Logic Devices
News Release from: Actel Europe | Subject: Libero IDE 7.2
Edited by the Electronicstalk Editorial Team on 12 July 2006

FPGA design environment adds IP
generation support

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Programmable Logic Devices and more every issue. Click here for details.

The latest version of the Actel Libero integrated design environment has new features intended to increase the flexibility, efficiency and performance of designs based on the company's FPGAs.

Actel has released a new version of its Libero integrated design environment (IDE) with new features intended to increase the flexibility, efficiency and performance of designs based on the company's field-programmable gate arrays (FPGAs) With the enhanced SmartGen, SmartTime and SmartPower tools, the Libero IDE 7.2 offers new capabilities for intellectual property (IP) generation to support the Actel Fusion Programmable System Chip (PSC) offerings