Speedy debug for Flash-based FPGAs
First Silicon Solutions has developed a Configurable Logic Analyzer Module (CLAM) system for real-time logic analysis of designs using Actel's Flash-based ProASIC and ProASIC Plus FPGAs
In addition to the traditional internal on-chip option, FS2's CLAM system also offers unique off-chip trace and triggering support, which allows users to reduce the time required to debug and optimise the system while minimising the use of system gate resources and available device pins. Embedded in the Actel device, the CLAM system enables users to more easily test and debug their Flash-based logic designs for ASIC alternative applications in the industrial, communications, networking and avionics markets.
The CLAM system consists of FS2's On-Chip Instrumentation (OCI) intellectual property, a hardware probe for communications with the FPGA target, and Windows-based control and display software.
The CLAM system IP is configurable with trigger and trace resources, offering a large number of options, including configuration for either on-chip or off-chip trace and triggering.
The solution allows the user to select up to 128 internal nodes for analysis at compile time.
During run-time, the user is able to view trace and specify trigger conditions on up to 32 channels, or nodes.
The CLAM system software makes it easy to set up and configure trace and trigger conditions and view the trace display of the output logic waveforms.
Actel's ProASIC family, consisting of the ProASIC 500K and ProASIC Plus solutions, ranges in size from 75,000 to 1-million system gates.
The combination of a fine-grained, ASIC-like architecture and nonvolatile flash configuration memory makes Actelūs ProASIC and ProASIC Plus offerings strong ASIC alternatives.
The devices are live at power up, highly secure and require no separate configuration memory, all characteristics shared by ASICs.
The ProASIC architecture and design methodology support popular FPGA and ASIC tool flows, reducing time to market and permitting designers to migrate easily between FPGA and ASIC solutions.
The FS2 CLAM System is now available from FS2.
Request a free brochure from Actel Europe....
? Actel Europe: contact details and other news
? Email this article to a colleague
? Register for the free Electronicstalk email newsletter
? Electronicstalk Home Page
Related Business News
Uarts Meet Eia/tia-485 Specifications.
Operating from single 3-5.5 V supply at data rates up to 8 Mbps, series XR19L402/400 single/dual-channel 8-bit UARTs with integrated RS-485 transceiver work in active, partial sleep, full sleep, and power-save modes.
Cut FPGA power usage
Designers should consider BOM, cost, power board size and time-to-market when creating a new design. Hezi Saar gives tips and tricks about the factors in selecting an FPGA to implement the design.
India's NTPC says gets govt nod for coal block
Mumbai, Aug 14 (Reuters) - India's state-run power producer, NTPC Ltd. , said on Tuesday the government had granted in-principle approval for allocating 354 million tonnes of coal reserves to the company.
Wall Street Reporter Interviews TenFold CEO
TenFold Corporation , provider of EnterpriseTenFold SOA, an SOA-compliant, Ajax-enabled applications engine for building and implementing enterprise-scale applications and services, today announced the availability of a recent Wall Str
Search the Pro-Talk network of sites