Product category: Design and Development Software
News Release from: Actel Europe | Subject: Cadence NC and BuildGates
Edited by the Electronicstalk Editorial Team on 12 April 2002
FPGAs slip into existing ASIC design
flow
The Cadence NC family of simulators and BuildGates synthesis tool now fully support Actel's new ProASIC Plus family of Flash-based FPGAs.
The Cadence NC family of simulators and BuildGates synthesis tool now fully support Actel's new ProASIC Plus family of Flash-based FPGAs For simulation of ProASIC Plus designs, the NC family of simulators (NC-Sim, NC-Verilog, NC-VHDL and the Verilog Desktop, VHDL Desktop and NC-Sim DeskTop simulators) provides high-performance ASIC simulation tools to verify mixed-language designs, enhance productivity and allow designers to quickly complete the verification cycle
This article was originally published on Electronicstalk on 5 Aug 2008 at 8.00am (UK)
Related stories
Development environment helps cut power
Enhancements enable easy comparisons of multiple design scenarios and their resulting power consumption and battery life implications.
Plug-in cards speed specific FPGA designs
HMI and miniature m